\mathbf{F}

(iv)

241.325 into Decimal

L	B3E0	12		Total Pages:3		
Reg.	No		Name:			
	APJ	ABDUL KALAM TECHNO	OLOGICAL UNIVERSITY	,		
	THIRD SEMESTER B.TECH DEGREE EXAMINATION, JANUARY 2017					
		Course Code:	EC 207			
	(Course Name: LOGIC CIRC	UIT DESIGN (AE, EC)			
	Max. Marks:	100	Duration	n: 3 Hours		
		PART A		(2x15=30)		
	(Answer two questions, <u>Quest</u>	tion no. 3 is compulsory)			
1	. a) Prepare a	table for the first 12 integers	in Binary, Grey. Excess 3 and	d ASCII. (4)		
	b) Perform tl	ne following operations [show	ving the intermediate steps].	(6)		
	i) 11000	$0_2 - 10111_2$ using 1's and 2's	complement method			
	ii) 7461	$8 + 7157_8$				
	iii) DC	$5A_{16} - 9B3C_{16}$	as de			
	iv) 1100	1001101.1011011 ₂ into Decir	nal, Octal and Hexadecimal			
	c) What is H	amming code? How is the Ha	mming code word generated	? The message		
	"1001001" i	s coded in the 7-bit even p	arity Hamming code, which	is transmitted		
	through a no	isy channel. Decode the me	essage, assuming that at mos	t a single error		
	occurred in e	ach code word.		(5)		
2	. a) A four v	ariable Boolean function is	s given as $F = A.B.C + A$	$\overline{C}.D + B.C.D$		
	where A.B.	\overline{C} . \overline{D} + A . \overline{B} . C . D + \overline{A} . \overline{B} . C . L	are don't cares. Use Ka	rnaugh map to		
	find the min	imal SOP expression for F.	Design and realize the funct	ion F i) using		
	NAND gates	only and ii) using NOR gat	es only.	(8)		
	b) Design a	nd realize a combinational	circuit to compare two 3 b	it numbers A		
	$(A_2A_1A_0)$ as	nd B $(B_2B_1B_0)$ as input	s and "AGT"(A>B), "AE	Q''(A=B) and		
	"ALT"(A <b< td=""><td>) are the outputs.[Use algorith</td><td>nmic approach].</td><td>(7)</td></b<>) are the outputs.[Use algorith	nmic approach].	(7)		
3	. a) Perform ead	ch of the following conversio	ns [show the intermediate ste	ps]. (8)		
	(i)	160.67 ₁₀ into Hexadecimal	(ii) A63.B5 ₁₆ into Decima	1		
	(ii)	ABBA into ASCII	(iv) 12 ₁₀ into BCD			
	(iii)	835 ₁₀ into ASCII	(vii) 28.3 ₁₀ into Ternary(Rad	ix 3)		

(viii) -85₁₀ into 2's complement

E B3E012

b) Draw the gate level circuit diagram and logic equations for a 1 to 4 de-multiplexer. For the Boolean function $\mathbf{F} = (A+B).(A+C).(B+C)$. Show how it can be implemented using a 1:8 de-multiplexer and one or more gates. (7)

PART B (2x15=30)

Total Pages:3

(Answer two questions, Question no. 6 is compulsory)

- **4.** a) Draw the circuit diagram of a transistor level CMOS NAND gate and explain the working with a truth table. (5)
 - b) Define the terms noise margin, voltage and current levels, propagation delay. fan out and power dissipation related to a logic families. Prepare a comparison table showing the values of each for the TTL, ECL and CMOS logic families. (6)
 - c) What is PLDs? Differentiate between PAL and PLA. (4)
- 5. a) Show how four 2-input NAND gates can be connected together to implement a clocked SR latch. Describe its operation with its detailed truth table: also derive its characteristic equation and excitation table.
 - b) An up/down binary counter is required. There is one control input (\mathbf{M}) and a clock (\mathbf{CLK}). The outputs are to be labelled \mathbf{Q}_0 , \mathbf{Q}_1 and \mathbf{Q}_2 . If \mathbf{M} =1 then the counter counts up every clock period. if \mathbf{M} =0 it counts down. Realize this counter in terms of AND. OR and XOR gates, and T flip flops. Provide equations for the inputs to the flip flops and a circuit diagram of the complete system.
- 6. a) Draw the circuit diagram of a transistor level TTL NOT gate and explain the working with a truth table. (4)
 - b) Draw a circuit to control an LED via a TTL inverter for the following conditions: When the input to the inverter is 1, the LED should illuminate and the ON current should not exceed 15 mA, at which point the voltage drop across the LED will be 1.5V. Find the resistor values and justify your answer with sourcing and sinking mode of operation.
 - c) Design a circuit to obtain the sequence 2: 4: 3: 6; 2; 4: : : : using JK flip flops. (8)

PART C (2x20=40)

(Answer two questions, Question no. 9 is compulsory)

- 7. **a)** Draw the logic diagram of a four bit, parallel in serial out (PISO) shift register with LOAD/SHIFT control and explain its working. (10)
 - b) Draw the state diagram, transition table, D flip flop excitation table and state equation for the given state table. (10)

B3E012	Total Pages:3
--------	---------------

Present	Next state		Output (Z)	
state	X=0	X=1	X=0	X=1
A (00)	A	В	0	0
B (01)	С	В	0	0
C (10)	Α	D	0	0
D (11)	C	В	1	0

 \mathbf{E}

8. A serial data line carries binary data to a system with input X. The system is required to detect a sequence 0 1 0 in the data and give an output Y = 1 at the end of the sequence. Only non-overlapping sequences should be detected in the data. For example, the output y should only be 1 for the 0 underlined in the input sequence : : : 1 0 1 0 1 0 1 0 : : :.

Draw the state diagram, state table, transition table, excitation table for the Mealy clocked synchronous sequential system and realize it with minimum number of D-flip flops after state reduction, if possible.

(20)

- 9. a) Draw the logic diagram of a four bit ring counter and explain the working with truth table and timing diagram. (10)
 - **b)** Minimize the state table using implication chart. The state machine is having nine states, one input and two output variables. Re-assign the simplified state variables as A, B, C, D and E. (10)

Present	Next state		Output (Z_1Z_2)	
state	X=0	X=1	X=0	X=1
0	0	1	00	00
1	4	2	00	00
2	7	1	00	00
3	2	6	01	10
4	6	5	10	00
5	3	4	01	11
6	1	6	01	10
7	3	8	10	00
8	8	7	01	11