Course code	Course Name	L-T-P - Credits	Ye Intro	ear of duction			
CS369	Digital System Testing & Testable Design	3-0-0-3	2	2016			
Pre-requisites : CS234 Digital Systems Lab							
Course Objectives							
• To expose the students to the basics of digital testing techniques applied to VLSI circuits.							
• T	introduce the concepts of algorithm development for automatic	c test patt	ern ge	neration			
for digital circuits.							
• To discuss fundamentals of design for testability.							
Syllabus							
Basic ter	minology used in testing - functional and structural models o	f digital	system	ns -logic			
simulation for design verification and testing-fault modeling - fault simulation - testing for faults -							
design for testability.							
Expected	Outcome						
The students will be able to							
i. A	i. Appreciate the basics of VLSI testing and functions modeling of circuits.						
ii. A	Apply fault modeling using single stuck & multiple stuck modeling for combinational						
ci	circuits.						
iii. E	Evaluate different methods for logic and fault simulations.						
iv. G	Generate test patterns using automatic test pattern generation methods like D, PODEM &						
F	AN algorithms for combinational circuits.						
v. E	7. Explain automatic test pattern generation using time frame expansion and simulation based						
m	method for sequential circuits.						
vi. D	esign digital circuits using scan path and self tests.						
Text Books							
1. A	lexander Miczo, Digital Logic Testing and Simulation, Wiley, 2e,	, 2003.	· –	c c			
2. M	ichael L. Bushnell and Visnwani D. Agrawal, Essentials of	Electron	ic res	ting for			
	ignal, Memory and Mixed-Signal VLSI Circuits, Springer, 2002.	al System		ting and			
3. M T	non Adramovici, Mervin A. Breuer, Arthur D. Friedman, Dign	al System	is res	ung and			
Deference							
	ainalahedin Navahi Digital System test and testahle design Sprin						
1. Z	amarabeum ivavabi, Digital System test and testable design, Sprin	igei, 2011	•				
	Course Plan						
	2014			End			
Module	Contents	Н	ours	Sem.			
				Exam Marka			
	Fundamentals of Testing, Testing & Diagnosis, testing at diff	Formant		WIAFKS			
	runualientais of results. results modeling & avaluation to						
т	testing test generation		06	15%			
L	Modeling: Europianal modeling at logic level functional model	ing at					
	register level & structural models	ing at					
	Fault Modeling • Logic fault models Fault detection	and					
т	redundancy Fault equivalence & fault location fault domin	anu	06	150/-			
11	single stuck faults multiple stuck fault models	ance,	vv	13/0			
	FIRST INTERNAL FYAM						
FINGT INTERNAL EAAVI							

III	Logic & fault Simulation: Simulationfor verification& test evaluation, types of simulation – compiled code & Event driven, serial fault simulation, statistical method for fault simulation.	07	15%	
IV	Combinational circuit test generation : ATG for SSFs in combinational circuits – fault oriented ATG- fault independent ATG-random test generation, Sensitized path, D-algorithm, PODEM and FAN.	07	15%	
SECOND INTERNAL EXAM				
V	Sequential circuit test generation: ATPG for single clock synchronous circuits, time frame expansion method, simulation based sequential circuit ATPG – genetic algorithm.	07	20%	
VI	Design for Testability: introduction to testability, design for testability techniques, controllability and observability by means of scan registers, generic scan based designs – scan path, boundary scan, Introduction to BIST.	09	20%	
END SEMESTER EXAM				

Question Paper Pattern:

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u>questions each having <u>3</u> marks, uniformly covering modules I and II;All<u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - b. <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering modules I and II; <u>*Two*</u> questions have to be answered. Each question can have a maximum of three sub-parts

4. Part C

- a. Total marks : 12
- b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering modules III and IV; All<u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18

a. Total Marks: 40

- b. <u>*Three*</u> questionseach having <u>9</u> marks, uniformly covering modules III and IV; <u>*Two*</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E

- 2014
- b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.